Skip to main content

VLSI Basics

 An integrated circuit (IC) is a small semiconductors-based electronic device consisting of fabricated transistors, resistors, and capacitors. Integrated circuits are the building blocks of most electronic devices and equipment .

There are two main advantages of ICs over discrete circuits: cost and performance. Cost is low because the chips, with all their components, are printed as a unit by photolithography rather than being constructed one transistor at a time. Furthermore, much less material is used to construct a packaged IC die than a discrete circuit. Performance is high since the components switch quickly and consume little power (compared to their discrete counterparts) because the components are small and positioned close together. As of 2006, chip areas range from a few square millimeters to around 350 mm2, with up to 1 million transistors per mm.

Moore’s Law:

The level of integration of silicon technology as measured in terms of the number of devices per IC Semiconductor industry has followed this prediction with surprising accuracy. 

“The number of transistors on an integrated circuit will double every 18 months”.


IC Technology: 

• Speed / Power performance of available technologies.





The scale of Integration:

  Small scale integration(SSI) --1960 The technology was developed by integrating the number of transistors of 1-100 on a single chip. Ex: Gates, flip-flops, op-amps. 

 Medium-scale integration(MSI) --1967 The technology was developed by integrating the number of transistors of 100- 1000 on a single chip. Ex: Counters, MUX, adders, 4-bit microprocessors. 

 Large scale integration(LSI) --1972 The technology was developed by integrating the number of transistors of 1000- 10000 on a single chip. Ex:8-bit microprocessors, ROM, RAM. 

 Very large scale integration(VLSI) -1978 The technology was developed by integrating the number of transistors of 10000- 1Million on a single chip. Ex:16-32 bit microprocessors, peripherals, complimentary high MOS. 

Labels:

Comments

Post a Comment

Popular posts from this blog

Revision session

 10 Years Experienced Physical Design – Rapid Fire 100 Questions Interview Killer Revision Round (Senior / Lead Level) Use these for Qualcomm / Apple / NVIDIA / AMD / Intel / TSMC interviews. Answer in 1–3 lines, confident and practical. ⸻ Floorplan (1–15) 1. What is ideal utilization? No universal value; depends on macros, routing demand, node, timing target. Common start point high-60s to low-70s. 2. Why low utilization can also be bad? Wastes area, increases wirelength, hurts timing, higher die cost. 3. What is macro halo? Keepout around macro for routing/access/placement margin. 4. Channel spacing decided by? Pin density, expected traffic, metal stack, bus width. 5. Why macro orientation matters? Pin alignment and routing efficiency. 6. What makes floorplan good? Short critical paths, balanced whitespace, clean PG, low congestion risk. 7. Why place macros first? They dominate routing and topology. 8. Why edge macro placement common? Frees center for standard-cell routing. 9. Wh...
Post a Comment
Read more

ERC :ELECTRICAL RULE CHECK

 Today's most important topic in Backend vlsi signoff stage       ERC (electrical rule check) ERC involves checking a design for all electrical connection. Checks such as well and substrate area for proper contact and spacing ,unconnected input or shorted output and one more Gates should not connect directly to supply (Must be connected through TIE high/low cells only) Floating gate errors ,if any gate is unconnected .This could lead to leakage issues. The well geometries need to be connected to power /ground and if PG Connection is not complete or if the pins are not defined ,the whole layout can report errors like"NWELL is not connected to VDD"
Post a Comment
Read more

QUESTION&ANSWERS

  Q 1: What are the goals of Synthesis ? There are Mainly three goals of synthesis without changing the functionality Reduce the area (chip cost reduce) Increase performance Reduce the power Q 2: What are the Tech dependent inputs in PNR There are three main tech depended inputs Physical libraries    -->format is .lef     --->given by vendors Technology file       -->format is .tf       --->given by fabrication peoples TLU+ file                   -->format is .TLUP-->given by fabrication people Q 3: What are the Design dependent inputs in PNR There are six main design depended inputs Logical libraries      --> format is .lib    --->given by Vendors Netlist             ...
Post a Comment
Read more