A technique begins with listing all the std cells and adding certain other cells based on some criteria. Any cell contains several thousands of devices and placed multiple times, is a good candidate for the HCell list. And Some people use hcell is a design methodology ,Where thousands of cells with same name in the layout and source are expected to macth at the cell level.
this is all about vlsi back end domains and description about synthesis,physical design and physical verification