Skip to main content

ASIC FLOW Description

 1. specification: This is the first stage in the design process where we define the important parameters of the system that has to be designed into a specification.

2. Behavioural description: This is the stage where the design team and verification team come into the cycle where they generate RTL code using test benches. This is known as behavioral simulation.

3. RTL description: RTL code is a set of code that checks whether the RTL implementation meets the design verification) is done in HDL, a lot of code coverage metrics are proposed for HDL.

4. functional verification: Functional Verification is the process of verifying the functional characteristics of the design by generating different input stimuli and checking for correct behavior of the design implementation.

5. Logic synthesis: the process of converting get level netlist with their logical connectivity for simulated RTL code. In this synthesis, we can check not only functionality and also timing, area, power, and speed AS per designed specifications.

6. DFT: Design for testability in VLSI is a design technique that makes testing a chip possible. ... This DFT course is designed carefully based on the industry requirements, and it trains the electronics engineers extensively on VLSI design and Design for testability.

7. physical design: In RTL to GDS flow, Physical Design is an important stage. In physical design, synthesized netlist, design constraints, and standard cell library are taken as inputs and converted to a layout (GDS file) which should be as per the design rules provided by the foundry. 

8. sign off: In the signoff stage,we need to check

 1. Physical verification

 2. DRC (design rule checks )

 3. LVS ( Layout versus schematic )

 4. ERC (electrical rule check )

9. fabrication: Once the gate level simulations verify the functional correctness of the gate level design after the Placement and Routing phase, then the design is ready for manufacturing. 

10. packing and testing: The final GDS file (a binary database file format which is the default industry standard for data exchange of integrated circuit or IC layout artwork) is normally sent to a foundry that fabricates the silicon. Once fabricated, proper packaging is done and the chip is made ready for testing.

                                                                              

Labels:

Comments

Post a Comment

Popular posts from this blog

MOST IMPORTANT QUESTIONS FOR INTERVIEW

  Q 1: What are the goals of Synthesis Q 2: What are the Tech inputs in PNR Q 3: What are the Design inputs in PNR Q 4: What are the types of cells in PNR Q 5: What are the types of IO pads Q 6: What is the purpose of IO pads Q 7: What is the use of Bound pad Q 8: How tool differentiate the stdcell, IOpad and Macro Q 9: What is difference between soft and hard macro Q 10: How tool calculate the rectilinear blocks area Q 11: Can we rotated the Macro in 90 or 270 degrees Q 12: Assume you have three types of block 7, 9, 12 Metal layers in 28 nm Technology  which having more performance and why 13: Which inputs files having resistance and capacitance values Q 14: We have different RC corners im i right, why we have different RC corners Q 15: How multi cut via increase the performance and yeild. Q 16: In which stage normal flop converted into scan flop Q 17: what is difference between normal flop and scan flop Q 18: what is scan chain where we are used it
Post a Comment
Read more

Double patterning ?

Double patterning in VLSI:         Multi patterning also called double patterning ,double patterning is introduced 32nm and lowers layers 10nm,7nm etc.        Lithography pattern is a class of technologies for manufacturing IC's,developing for photolithography to enhance the feature of density and Optical microlithography (photolithography) is used for transferring the circuit patterns into silicon wafer.      We are use illuminator uv light to shine light through this mask producing an image of the pattern  through the lens system ,which eventually projected down into a photo resist coated silicon wafer using a protection system.      Double patterning is a technique that decomposes a single layout into two masks in order to increase pitch size and improve depth of focus.     Their resolution capabilities have fallen further and further behind the target minimum feature size per each advanced nodes.     their resolution capabilities have fallen further and further behind the targe
Post a Comment
Read more

Synthesis Goals

                                                          SYNTHESIS           CONCETPTS 1.what is synthesis 2.synthesis input files 3.goals of synthesis 4.synthesis process 5. .synthesis output files 6.Types of synthesis “ Synthesis transforms the RTL code of design modules into a gate-level netlist”.  Important: This stage performs logic, area, power optimization, and scan insertion.  Synthesis input files: 1.      Timing library (.lib or .db) 2.      Physical Library (lef, Milkyway) 3.      SDC 4.      RTL 5.      DEF (For Physical aware Synthesis) 6.      TLU+(Synopsys), Qrc(cadence) file 7.      UPF Goal of Synthesis: 1.      Logic optimization with good QoR 2.      Scan insertion (DFT) 3.      Netlist generation 4.      Logical equivalence check should be preserved between the RTL and netlist   INPUTS : 1.      LIB:  The timing library (.lib) contains information related to the timing, power, and area of standard cells. It also contains different PVT characterizations of cells. 2.
Post a Comment
Read more