Skip to main content

Double patterning ?


Double patterning in VLSI:

        Multi patterning also called double patterning ,double patterning is introduced 32nm and lowers layers 10nm,7nm etc.

       Lithography pattern is a class of technologies for manufacturing IC's,developing for photolithography to enhance the feature of density and Optical microlithography (photolithography) is used for transferring the circuit patterns into silicon wafer.

     We are use illuminator uv light to shine light through this mask producing an image of the pattern  through the lens system ,which eventually projected down into a photo resist coated silicon wafer using a protection system.

     Double patterning is a technique that decomposes a single layout into two masks in order to increase pitch size and improve depth of focus.

    Their resolution capabilities have fallen further and further behind the target minimum feature size per each advanced nodes.

    their resolution capabilities have fallen further and further behind the target minimum feature size per each advanced node.

    As a result, optical lithography has finally become unable to print shapes on silicon with a single mask in a single pass starting at 20m.

    The solution to this problem is to use a technique that has existed for years in the photographic industry known as multi-patterning.

     Multi-patterning means more than one mask processes are used to manufacture each design layer.

     For each design layer, the layout geometry must be decomposed onto separate masks (or colors), typically based on proximity to the nearest shape.

    To represent a particular mask at the design level, a"color" is associated with each layout shape to indicate which mask is used to print the shape.

    In Double patterning the layout is divided in to two colors and are placed on two different masks.

     In Triple patterning the layout is divided in to three colors and are placed on original layout double pattering /triple patterning

     patterning, where a conventional lithography process is enhanced to produce double the expected number of features.

   The design is split over two lithography layers in a way that the minimum pitch is relaxed with respect to the target pitch.

  The increased pitch size enables higher resolution and better printability.

  In Double patterning technique the layout designers split all their routing in to two different masks called as Mask A and Mask B.

   The overall pitch between same metals will be increased by replacing single metal with single metal two masks.

   That is every metal is subdivided in to two masks.

    For example if two adjacent M1 metals should have 0.64 pitch, when two masks are divided M1 mask A and M1 mask B can have only 0.32 pitch.

     Due to which the routing space decreases and allows size of the chip to decrease.

DRC Colored Checks : 

    Design rule checks for colored metals are performed to know the accuracy for minimum spacing.

   The adjacent figure shows the minimum spacing for the same mask different metals.

   The DRC checks for :

1.Same Mask Same Metal Spacing

2.Same Mask Different Metal Spacing

3.Different Mask Same Metal



Comments

Popular posts from this blog

unlock surprise too see commands

                                  SynopsysTool Commands                                       How to add ndms in ref_libs Open block.tcl file Report_ref_libs information dump in a new tcl file Now go to icc2shell set_ref_libs -add missed ndm file---> from block.tcl file set_ref_libs -rebind link_block -force report_ref_libs save_block save_lib How to resolve upf error ? commit_upf save_block save_lib How to move ESD cell with origin coordinates ? move_objects [get_selection ] -to {7486.0965 3288.0000} How to select all the cells which have net name VDD_1V2_IO ?  change_selection [get_cells -of_objects [get_net VDD_1V2_IO]] Cmd for to check shorts  check_lvs -max_error 0 -checks short ----->for to check shorts How to add buffers add_buffer -lib_cell ec0cbf000an1n20x5 -new_cell_names 01122...

QUESTION&ANSWERS

  Q 1: What are the goals of Synthesis ? There are Mainly three goals of synthesis without changing the functionality Reduce the area (chip cost reduce) Increase performance Reduce the power Q 2: What are the Tech dependent inputs in PNR There are three main tech depended inputs Physical libraries    -->format is .lef     --->given by vendors Technology file       -->format is .tf       --->given by fabrication peoples TLU+ file                   -->format is .TLUP-->given by fabrication people Q 3: What are the Design dependent inputs in PNR There are six main design depended inputs Logical libraries      --> format is .lib    --->given by Vendors Netlist          ...

Multiple Voltage Design

MODERN TECHNIQUES                                                      Modern IC designs are heavily influenced by the need to minimize power consumption, particularly in the consumer electronics market. The devices' warmth, battery life, and the time it takes to switch on and off the functions of handheld devices are currently being reformed. Therefore, it becomes crucial to implement best practices in chip design to help reduce power consumption in SoCs (System on Chip). The power management of SoCs and RTL designs has a significant impact on the silicon's performance. Power-aware designs are used by industry to achieve power statistics. This blog focuses on multi-voltage design terms that can be used to assess the power performance of silicon in HDL coding. These facilitate the understanding of design parameters while implementing power-consciou...