Skip to main content

Double patterning ?


Double patterning in VLSI:

        Multi patterning also called double patterning ,double patterning is introduced 32nm and lowers layers 10nm,7nm etc.

       Lithography pattern is a class of technologies for manufacturing IC's,developing for photolithography to enhance the feature of density and Optical microlithography (photolithography) is used for transferring the circuit patterns into silicon wafer.

     We are use illuminator uv light to shine light through this mask producing an image of the pattern  through the lens system ,which eventually projected down into a photo resist coated silicon wafer using a protection system.

     Double patterning is a technique that decomposes a single layout into two masks in order to increase pitch size and improve depth of focus.

    Their resolution capabilities have fallen further and further behind the target minimum feature size per each advanced nodes.

    their resolution capabilities have fallen further and further behind the target minimum feature size per each advanced node.

    As a result, optical lithography has finally become unable to print shapes on silicon with a single mask in a single pass starting at 20m.

    The solution to this problem is to use a technique that has existed for years in the photographic industry known as multi-patterning.

     Multi-patterning means more than one mask processes are used to manufacture each design layer.

     For each design layer, the layout geometry must be decomposed onto separate masks (or colors), typically based on proximity to the nearest shape.

    To represent a particular mask at the design level, a"color" is associated with each layout shape to indicate which mask is used to print the shape.

    In Double patterning the layout is divided in to two colors and are placed on two different masks.

     In Triple patterning the layout is divided in to three colors and are placed on original layout double pattering /triple patterning

     patterning, where a conventional lithography process is enhanced to produce double the expected number of features.

   The design is split over two lithography layers in a way that the minimum pitch is relaxed with respect to the target pitch.

  The increased pitch size enables higher resolution and better printability.

  In Double patterning technique the layout designers split all their routing in to two different masks called as Mask A and Mask B.

   The overall pitch between same metals will be increased by replacing single metal with single metal two masks.

   That is every metal is subdivided in to two masks.

    For example if two adjacent M1 metals should have 0.64 pitch, when two masks are divided M1 mask A and M1 mask B can have only 0.32 pitch.

     Due to which the routing space decreases and allows size of the chip to decrease.

DRC Colored Checks : 

    Design rule checks for colored metals are performed to know the accuracy for minimum spacing.

   The adjacent figure shows the minimum spacing for the same mask different metals.

   The DRC checks for :

1.Same Mask Same Metal Spacing

2.Same Mask Different Metal Spacing

3.Different Mask Same Metal



Comments

Popular posts from this blog

Revision session

 10 Years Experienced Physical Design – Rapid Fire 100 Questions Interview Killer Revision Round (Senior / Lead Level) Use these for Qualcomm / Apple / NVIDIA / AMD / Intel / TSMC interviews. Answer in 1–3 lines, confident and practical. ⸻ Floorplan (1–15) 1. What is ideal utilization? No universal value; depends on macros, routing demand, node, timing target. Common start point high-60s to low-70s. 2. Why low utilization can also be bad? Wastes area, increases wirelength, hurts timing, higher die cost. 3. What is macro halo? Keepout around macro for routing/access/placement margin. 4. Channel spacing decided by? Pin density, expected traffic, metal stack, bus width. 5. Why macro orientation matters? Pin alignment and routing efficiency. 6. What makes floorplan good? Short critical paths, balanced whitespace, clean PG, low congestion risk. 7. Why place macros first? They dominate routing and topology. 8. Why edge macro placement common? Frees center for standard-cell routing. 9. Wh...

ERC :ELECTRICAL RULE CHECK

 Today's most important topic in Backend vlsi signoff stage       ERC (electrical rule check) ERC involves checking a design for all electrical connection. Checks such as well and substrate area for proper contact and spacing ,unconnected input or shorted output and one more Gates should not connect directly to supply (Must be connected through TIE high/low cells only) Floating gate errors ,if any gate is unconnected .This could lead to leakage issues. The well geometries need to be connected to power /ground and if PG Connection is not complete or if the pins are not defined ,the whole layout can report errors like"NWELL is not connected to VDD"

QUESTION&ANSWERS

  Q 1: What are the goals of Synthesis ? There are Mainly three goals of synthesis without changing the functionality Reduce the area (chip cost reduce) Increase performance Reduce the power Q 2: What are the Tech dependent inputs in PNR There are three main tech depended inputs Physical libraries    -->format is .lef     --->given by vendors Technology file       -->format is .tf       --->given by fabrication peoples TLU+ file                   -->format is .TLUP-->given by fabrication people Q 3: What are the Design dependent inputs in PNR There are six main design depended inputs Logical libraries      --> format is .lib    --->given by Vendors Netlist             ...